ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:


- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC04 January 1995



Product specification

HEF40244B

buffers

Octal buffers with 3-state outputs


DESCRIPTION


The HEF40244B is an octal non-inverting buffer with 3-state outputs. It features output stages with high current output capability suitable for driving highly capacitive loads.

The 3-state outputs are controlled by the output enable inputs \overline{EO}_A and \overline{EO}_B . A HIGH on \overline{EO} causes the outputs to assume a high impedance OFF-state. The device also features hysteresis on all inputs to improve noise immunity.

Schmitt-trigger action in the inputs makes the circuit highly tolerant to slower input rise and fall times.

The HEF40244B is pin and functionally compatible with the TTL '244' device.





HEF40244BP(N): 20-lead DIL; plastic (SOT146-1)
HEF40244BD(F): 20-lead DIL; ceramic (cerdip) (SOT152)
HEF40244BT(D): 20-lead SO; plastic (SOT163-1)
(): Package Designator North America

PINNING


| I _{A1} to I _{A4} | inputs |
|------------------------------------|-----------------------------------|
| I _{B1} to I _{B4} | inputs |
| O_{A1} to O_{A4} | bus outputs |
| O _{B1} to O _{B4} | bus outputs |
| $\overline{EO}_A, \overline{EO}_B$ | output enable inputs (active LOW) |

FAMILY DATA, I_{DD} LIMITS category buffers

See Family Specifications

Octal buffers with 3-state outputs

HEF40244B buffers



TRUTH TABLE

| INPU | JTS | OUTPUT | | | | |
|----------------|-----|----------------|--|--|--|--|
| l _n | EO | O _n | | | | |
| Н | L | Н | | | | |
| L | L | L | | | | |
| Х | Н | Z | | | | |

Notes

H = HIGH state (the more positive voltage)
 L = LOW state (the less positive voltage)

X = state is immaterial

Z = high impedance off state

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134).

See Family Specifications, except for:

| D.C. current into any input | $\pm I_{\rm I}$ | max. | 10 mA |
|---|-----------------|------|--------|
| D.C. source or sink current into any output | $\pm I_{O}$ | max. | 25 mA |
| D.C. current into the supply terminals | ±Ι | max. | 100 mA |

DC CHARACTERISTICS


 $V_{SS} = 0 V$


| | V _{DD} | V _{OH} | V _{OL} | SYMBOL | T _{amb} (°C) | | | | | | |
|----------------|-----------------|-----------------|-----------------|------------------|-----------------------|------|------|------|------|------|----|
| | V | V | V | STIVIBOL | -40 | | +25 | | +85 | | |
| | | | | | MIN. | TYP. | MIN. | TYP. | MIN. | TYP. | |
| Output current | 5 | 4,6 | | | 0,75 | | 0,6 | 1,2 | 0,45 | | mA |
| HIGH | 10 | 9,5 | | –I _{OH} | 1,85 | | 1,5 | 3,0 | 1,1 | | mA |
| | 15 | 13,5 | | | 14,5 | | 15 | 50 | 15,5 | | mA |
| Output current | 5 | 3,6 | | | 9,3 | | 10 | 24 | 10,7 | | mA |
| HIGH | 10 | 8,4 | | –I _{OH} | 14,4 | | 15 | 46 | 15,0 | | mA |
| | 15 | 13,2 | | | 19,5 | | 20 | 62 | 19,8 | | mA |
| Output current | 5 | | 0,4 | | 2,9 | | 2,3 | 5,4 | 1,75 | | mA |
| LOW | 10 | | 0,5 | I _{OL} | 9,5 | | 7,6 | 17 | 5,50 | | mA |
| | 15 | | 1,5 | | 30,0 | | 25 | 45 | 19,0 | | mA |
| Hysteresis | 5 | | | | | | | 220 | | | mV |
| voltage | 10 | | | V _H | | | | 250 | | | mV |
| (any input) | 15 | | | | | | | 320 | | | mV |

buffers

HEF40244B

Octal buffers with 3-state outputs





AC CHARACTERISTICS

 V_{SS} = 0 V; T_{amb} = 25 °C; input transition times \leq 20 ns

| ALL BUFFERS SWITCHING | V _{DD} V | TYPICAL FORMULA FOR P (μ W) | |
|--------------------------|----------------------|--|--|
| Dynamic power | 5 | 4 250 f _i + Σ (f _o C _L) × V _{DD} ² | where |
| dissipation per | 10 | 17 000 f _i + Σ (f _o C _L) × V _{DD} ² | f _i = input freq. (MHz) |
| package (P) | 15 | 46 000 f _i + Σ (f _o C _L) × V _{DD} ² | f _o = output freq. (MHz) |
| | | | C _L = load capacitance (pF) |
| | | | Σ (f _o C _L) = sum of outputs |
| | | | V _{DD} = supply voltage (V) |

Octal buffers with 3-state outputs

HEF40244B buffers

AC CHARACTERISTICS

 V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times \leq 20 ns

| | V _{DD} V | SYMBOL | MIN. | TYP. | MAX. | | TYPICAL EXTRAPOLATION FORMULA |
|---|----------------------|------------------|------|------|------|----|-------------------------------------|
| Propagation delays | | | | | | | |
| $I_{An/Bn} \to O_{An/Bn}$ | 5 | | | 95 | 190 | ns | 83 ns + (0,24 ns/pF) C _L |
| HIGH to LOW | 10 | t _{PHL} | | 40 | 80 | ns | 35 ns + (0,10 ns/pF) C _L |
| | 15 | | | 30 | 60 | ns | 26 ns + (0,07 ns/pF) C _L |
| $I_{An/Bn} \rightarrow O_{An/Bn}$ | 5 | | | 85 | 170 | ns | 82 ns + (0,06 ns/pF) C _L |
| LOW to HIGH | 10 | t _{PLH} | | 40 | 80 | ns | 38 ns + (0,03 ns/pF) C _L |
| | 15 | | | 30 | 60 | ns | 29 ns + (0,02 ns/pF) C _L |
| Output transition | 5 | | | 40 | 80 | ns | |
| times | 10 | t _{THL} | | 20 | 40 | ns | |
| HIGH to LOW | 15 | | | 15 | 30 | ns | |
| | 5 | | | 30 | 60 | ns | see Fig.6 |
| LOW to HIGH | 10 | t _{TLH} | | 20 | 40 | ns | |
| | 15 | | | 15 | 30 | ns | |
| 3-state propagation delays | | | | | | | |
| Output disable times | | | | | | | |
| $\overline{\text{EO}} \to O_{\text{An/Bn}}$ | 5 | | | 70 | 140 | ns | |
| HIGH | 10 | t _{PHZ} | | 35 | 70 | ns | |
| | 15 | | | 30 | 60 | ns | |
| | 5 | | | 75 | 150 | ns | |
| LOW | 10 | t _{PLZ} | | 40 | 80 | ns | |
| | 15 | | | 30 | 60 | ns | |
| Output enable times | | | | | | | |
| $\overline{\text{EO}} \to O_{\text{An/Bn}}$ | 5 | | | 80 | 160 | ns | |
| HIGH | 10 | t _{PZH} | | 35 | 70 | ns | |
| | 15 | | | 30 | 60 | ns | |
| | 5 | | | 90 | 180 | ns | |
| LOW | 10 | t _{PZL} | | 40 | 80 | ns | |
| | 15 | | | 30 | 60 | ns | |

Octal buffers with 3-state outputs

HEF40244B buffers

7 285537.1 10⁴ ^tTHL VDD ^tTLH 10 V (ns) 15 V 10³ 10² VDC 10 V 15 V 10 ⊾ 10 10² 10³ CL(pF) 104 - t_{TLH} ---- t_{THL} Fig.6 Output transition times as a function of the load capacitance.